OpenPET: A Flexible Electronics System for Radiotracer Imaging

W. W. Moses, Fellow, IEEE, S. Buckley, C. Vu, Q. Peng, N. Pavlov, W.-S. Choong, Member, IEEE, J. Wu, and C. Jackson

Abstract—We present the design for OpenPET, an electronics readout system designed for prototype radiotracer imaging instruments. The critical requirements are that it have sufficient performance, channel count, channel density, and power consumption to service a complete camera, and yet be simple, flexible, and customizable enough to be used with almost any detector or camera design. A unique feature of this system is that each analog input is processed independently. Each input can be configured to accept signals of either polarity as well as either differential or ground referenced signals. Each signal is digitized by a continuously sampled ADC, which is processed by an FPGA to extract pulse height information. A leading edge discriminator creates a timing edge that is “time stamped” by a TDC implemented inside the FPGA. This digital information from each channel is sent to an FPGA that services 16 analog channels, and information from multiple channels is processed by this FPGA to perform logic for crystal lookup, DOI calculation, calibration, etc. As this processing is software controlled, it can be modified / customized easily. The system is be open source, meaning that all technical data (specifications, schematics and board layout files, source code, and instructions) will be publicly available.

Index Terms—PET, SPECT, electronics.

I. INTRODUCTION

There is a need within the community that develops radiotracer imaging instrumentation (notably PET and SPECT) for high-performance electronics. The problem is that such electronics represent a significant development effort and most developers of prototype cameras do not have the resources for this development. While commercial PET and SPECT camera manufacturers have developed such electronics [1, 2], they are typically optimized for specific products (and so difficult to adapt) and usually are proprietary (and so not available to most researchers) [3-7].

The task of developing electronics for the research community is complicated by the fact that there is a wide variety of detector and camera design concepts. The radiation detectors proposed include different scintillators (NaI:Tl, CsI:Tl, BGO, LSO, GSO, YAP, LuAP, etc.) coupled to a wide variety of photodetectors, such as photomultiplier tubes (PMTs), multi-anode PMTs, position sensitive PMTs, PIN photodiodes, avalanche photodiodes (APDs), position-sensitive APDs, hybrid photodetectors, vacuum avalanche photodetectors, silicon photomultipliers (SiPMs), as well as solid-state detectors such as silicon, high-purity germanium (HPGe), and cadmium zinc telluride (CZT). The signals from the detectors can be combined in wide variety of ways, ranging from simple (e.g., individual coupling and four channel “block detectors”) to moderately complex (e.g., Anger cameras that read out dozens of PMTs and row / column readout) to complex (e.g., position-sensitive detectors on both ends of a scintillator crystal array and schemes that use an array of photosensors to infer the 3-dimensional position of interaction within a crystal). Finally, there are many variations in camera geometry, such as single plane, parallel plane, six-sided box, octagonal, insert plus ring, and Compton scatterer plus secondary interaction ring.

While there are a tremendous number of variations, the relatively simple nature of the data ultimately collected implies that there can be a common set of requirements. Each gamma ray interaction is characterized by a small number of attributes, usually no more than a three-dimensional interaction position, a measure of the deposited energy, and an interaction time. Data are collected either as single interactions or coincident pairs, and only a small amount of ancillary information (such as count rates or the position of an attenuation source) are needed. Thus, we are developing a flexible yet powerful electronics system intended for use by the radiotracer imaging instrumentation community, and the purpose of this paper is to describe those electronics.

II. SYSTEM OVERVIEW

A. Requirements

There are several requirements for these electronics. First, they must be high performance, as they are intended to service state-of-the-art systems. The important performance characteristics are large number of channels, high maximum count rate, and good energy and timing resolution.

These electronics must also be very flexible, as the type of detector, camera geometry, definition of event words, and algorithm for creating the event word given the detector outputs will vary from camera to camera. This implies that users must be able to modify the electronics easily, which
further implies that they have easy access to documentation, including the schematics and documents needed to fabricate the circuit boards (Gerber files, bill of materials, etc.) and source code (for both firmware and software). They also would also desire support, in the form of instructions, user manuals, and a knowledge base, and would also like to have ready fabricated circuit boards to be readily available.

Thus, we propose the OpenPET “open-source” electronics system. These electronics make extensive use of field-programmable gate arrays (FPGAs), and so are highly programmable. The documentation described above will be freely available, as will the source code. In addition, we hope to develop a user community that will pool their software and hardware enhancements, potentially adding components such as calibration, data acquisition, and data display software. The ultimate goal is to provide a rich set of solutions to the community at large.

B. Electronics Topology

The system architecture is shown in Figure 1. There are four types of custom electronics board in the system: the Detector Processing Board (DPB), the Processing Support Board (PSB), the Digital Multiplexer Board (DMB), and the Coincidence Board (CB). The general data flow is that analog signals from detector modules or interface boards provide the inputs to the Detector Processing Board. This board processes 16 analog input signals to create Singles Event Words, which are a digital representation of a single gamma ray interaction. Singles event words from eight DPBs are passed to a single Processing Support Board, whose main function is to multiplex the singles event words. The Digital Multiplexer Board is optional—it can provide a further layer of multiplexing (8:1) for singles event words, if desired. A single Coincidence Board searches through the singles event words for pairs that are in time coincidence, and forms a Coincidence Event Word when it does so. The coincidence event words are then passed to the Host PC. Optionally, the Coincidence Board can act as a multiplexer and pass unaltered singles event words to the Host PC. Control signals originate from the Host PC, are passed to microprocessors that are on the Coincidence Board and Processing Support Board, and are forwarded from there.

III. BOARD DESCRIPTIONS

A. Detector Processing Board

The purpose of the Detector Processing Board is to accept analog inputs from the detectors and convert them into singles event words. Generally speaking, this requires identifying the energy, interaction position, and arrival time associated with a single gamma ray interaction, and as many corrections as possible should be applied before the singles event word is generated. This task is simplified by the realization that most detector analog outputs are very similar—a pulse whose area is proportional to the deposited energy and whose leading edge is used to extract a timing signal. This board also has the ability to produce singles events with alternate data formats, which are necessary for debugging, calibration, etc.

The DPB, shown schematically in Figure 2, accepts up to 16 analog input signals, each of which is independently processed. The analog input signal can either be directly from a detector, the output of an interface circuit, or the output of an earlier stage of preamplification / amplification. The input stage accepts voltages between –2V and +2V and has input diodes to protect against over and under voltage. A single resistor terminates the input, typically with either 50 or 100 Ω. As the input is differential, detector signals of either polarity can be accommodated by selecting which inputs (positive or negative) to connect them to. Optionally, one can ground either of the inputs, allowing single-ended signals of either polarity to be accepted.

After each input signal is terminated, it is passed to a differential amplifier that is configured to output the proper polarity for the ADC and discriminator. It then goes to a stage that amplifies by one of four user-selectable gains spanning a 5:1 range to match the input range of the ADC and discriminator, and then to an appropriate low pass filter to eliminate aliasing. The filtered signal is sent to a 10-bit ADC that digitizes the analog signal every 12.5 ns (80 MHz). The reference voltage of each ADC is controlled by a DAC to allow fine gain adjustment.

As the highest timing accuracy is obtained with high bandwidth signals, a ~200 MHz bandwidth version of the amplified signal is sent to a timing circuit. We have selected a leading edge discriminator, as several groups have recently reported that a leading edge discriminator has equivalent or better performance than a constant fraction discriminator (although sometimes requiring amplitude correction for time walk) [8-12]. The ADC values and the timing signal are sent to the detector FPGA.

A significant amount of computation is done by the detector FPGA and 8 MB of memory to convert the detector signals into a singles event word. A TDC implemented within the detector FPGA generates a time stamp indicating the arrival time of the timing signal. The detector FPGA and its associated memory also analyzes the ADC data from this channel and combines it with information from other channels (if necessary) to compute the energy deposit, the interaction position, and the event time. Appropriate
calibration correction factors are also stored in the memory and applied to the data. The detector FPGA also generates test pulse signals that can be injected into the analog inputs for testing and debugging, as well as provides the Bus IO. Programs are loaded into the Detector FPGA by the Processing Support Board. Note that different programs can be loaded into the detector FPGA to perform tasks other than event processing, such as debugging, testing, and calibration.

B. Processing Support Board

The main purpose of the Processing Support Board is to accept singles event words from multiple Detector Processing Boards, multiplex them, and pass these singles event words to the Coincidence Board. In addition, it provides the control and power for the DPBs, and interfaces to with the Host PC. It can also be configured to act as low-performance version of a Coincidence Board, and so identify coincident events and pass them to the Host PC.

The PSB, shown schematically in Figure 3, services up to 8 DPBs. A separate Bus IO circuit connects the Support FPGA to each DPB. The support FPGA (with the help of support memory) multiplexes the singles event words and passes them through a ninth Bus IO block to the Coincidence Board. The “Bus IO” contains a number of user-configurable lines that connect the detector FPGA on each DPB to the support FPGA, and so allows communication between DPBs. A clock conditioning block ensures the fidelity of the system clock, which is generated by the Coincidence Board.

High-level commands are sent via USB to a Support Microprocessor from the Host PC, which interprets and executes them. Execution may involve controlling the DPB, such as by loading a program into the detector FPGA on the DPB, or higher level functions, such as performing a calibration by instructing the DPB to produce calibration data, analyzing the calibration events, computing calibration parameters, and loading these parameters into the detector memory on the DPB. The support microprocessor also loads the program into the support FPGA.

The support FPGA can also identify coincident pairs of singles events, format them into Coincidence Event Format, and pass them to the support microprocessor, which then passes them to the Host PC. Thus it can act as a full-featured radioisotope imaging data acquisition system, albeit with a limited number of input channels (128) and limited output event rate capability (2 MB/sec, set by the USB interface).

C. Digital Multiplexing Board

The Digital Multiplexing Board is conceptually simple. It has as inputs singles event words from up to eight PSBs, and its single output is singles event words that go to the Coincidence Board. The purpose of this optional board is to support cameras with more than 1024 analog inputs (128 per
PSB). In general, the drawback of multiplexing is event loss at high rate. We feel that this is unlikely to be a problem, as both the solid angle covered and the amount of activity within the field of view of a radiotracer imaging camera is roughly constant, implying that the singles event rate from one octant of the camera is more or less independent of the number of detector elements it is divided into.

D. Coincidence Board

The Coincidence Board accepts singles event words from up to eight Detector Processing Boards, searches for time coincidences, formats coincidence event words, and passes these coincidence event words to the Host PC. In addition, it provides clock signals to the DPBs, and is the interface with the Host PC. It can also be configured to pass singles event words to the Host PC unaltered, which implies that these electronics can be used for SPECT imaging cameras and is also useful for calibration. Coincidences between events originating from any pair of the eight PSBs are permitted, but coincidences where both singles events are from the same PSB are not permitted.

IV. RESULTS

We have fabricated and tested prototype versions of the Detector Processing Board and the Processing Support Board. These boards were designed to test concepts, and so did not have all of the circuitry described above. The differences were that the DPB had a single-ended (not differential) input, did not have the coarse gain adjustment block, and used a relatively slow ADC that sampled only once per event. The PSB supported 2 (rather than 8) DPBs.

A. Readout of a Block Detector

The system was first tested using a conventional block detector module. This was a prototype time-of-flight detector module consisting of a 12x12 array of 4x4x22 mm³ LSO crystals read out with four Hamamatsu R-9800 photomultiplier tubes operated at −1400 V. Each of the photomultiplier tube outputs was sent to an input channel of the OpenPET electronics, and singles events acquired. As the aim of this work was debugging, all 16 ADC values and the TDC values from the DPB were read out on each trigger, resulting in 256 bytes of data transferred for each event.

The detector module was excited with 511 keV photons and the flood map for events with energy >350 keV plotted in figure 4. Each of the 144 crystals is clearly distinguished. The flood map is segmented to identify individual crystals, the pulse height spectrum for each crystal obtained, and all 144 crystals have between 10% and 12% fwhm energy resolution. This shows that these electronics are capable of decoding a block detector such that the performance is limited by the detectors and not the electronics.

B. Readout of an SiPM Array

The purpose of these electronics is to support as large a variety of detector module designs as possible, so the other module tested was chosen to be as different as possible from a block detector. We therefore constructed a 16x16 array of 3 mm square silicon photomultiplier (SiPM) elements. This array was connected to an interface board that used op-amps to turn this matrix of 256 pixels in to 16 row sum signals and 16 column sum signals. The row sums were then sent to one DPB and the column sums to another. Events were read out when one of the row elements was in time coincidence with one of the column elements, and the identities and signal amplitudes of the row and column elements were read out. Each time an event was recorded, the data were displayed by incrementing the pixel at the row / column intersection by the amplitude of that event. Figure 5 shows this display.
when a 3 mm square by 20 mm long crystal of LSO is placed on one pixel and a 3 mm square by 10 mm long crystal of LSO is placed on another pixel. No external source was used—only the internal $^{176}$Lu activity excited the crystals. Figure 5 shows the correct pixels lighting up, with the intensity (correctly) being proportional to crystal volume.

C. Time Digitizer

The final test was of the time to digital converter (TDC) performance. A 16-channel TDC was implemented in an Altera Cyclone II FPGA, as described in [13, 14], and its performance compared to the HPTDC (high performance TDC) developed by CERN [15]. The devices were first tested with a digital input pulse that was sent into two different inputs and the digitized time difference between the two channels recorded. This represents the intrinsic timing resolution of the TDC. With these inputs, the resolution of the HPTDC was 56 ps fwhm and the FPGA-based TDC was 90 ps fwhm. We then used a pair of detectors with excellent timing resolution (a Hamamatsu R-9800 PMT coupled to a 6x25 mm$^2$ face of a 6x6x25 mm$^3$ LSO crystal), and in this configuration, we measured 286 ps fwhm with the HPTDC and 255 ps fwhm with the FPGA-based TDC. These values agree with that obtained with NIM-based electronics, indicating that the measurement is limited by the detectors and not the TDCs used. Thus, the timing accuracy of these electronics are of high enough quality even for high-performance time-of-flight PET systems.

V. DISCUSSION & CONCLUSIONS

We have developed a design for a high-performance yet flexible electronics system for radionuclide imaging (notably PET and SPECT) that is targeted to support prototype camera development. It incorporates several novel technical features, notably completely independent readout (i.e., energy and timing measurement) of each analog input and the use of a leading edge discriminator (potentially with amplitude correction for time walk) and an FPGA-based TDC to generate an accurate timing signal. FPGAs are extensively used, so the interaction position and time can be computed using data from virtually any combination of analog input channels. Tests with prototype circuit boards suggest that these electronics will not limit the camera performance.

However, the most novel aspect is probably not technical but sociological. The goal is to create a user community that, by working on a common hardware and software platform, can share the effort necessary to develop electronics for radionuclide imaging systems and so develop systems that are both individually customized and far higher performance than solo development efforts would be. More details are available at http://OpenPET.LBL.gov/.

VI. ACKNOWLEDGMENT

This work is supported in part by the Director, Office of Science, Office of Biological and Environmental Research, Medical Science Division of the U.S. Department of Energy under Contract No. DE-AC02-05CH11231, and in part by the National Institutes of Health, National Institute of Biomedical Imaging and Bioengineering under grants No. R01-EB006085 and R21-EB007081.

VII. REFERENCES